Abstract---
I. INTRODUCTION
ODERN computers are based on binary number system (radix =2). It has two logical states '0' and '1'. In such system, '1' plus '1' is '0' with carry '1' (i.e. 1+1=10). This carry should have to add with another '1', as a result further carry '1' generates. This creates the delay problem in computer circuits. So to get rid of this carry formation again and again signed digit is essential. In high-speed arithmetical calculation, carry free adders improves the operational performance. Binary logic is restricted to only two logical states; Multi-Valued Logic (MVL) replaces these with finite and infinite numbers of values [1] . Multi-valued logic is a higher radix (R>2) logic system. Non-binary data requires less physical storage space than binary data [2] [3] [4] . Depending upon the radix number R, the number system are named as ternary (R = 3), quaternary (R = 4) etc. Ternary logic is based on ternary number system. They can further be divided into two groups; symmetric ternary { 1 , 0, 1} and ordinary ternary {0, 1, 2}. Both groups are important in logical and arithmetical operations [5] [6] [7] [8] . Quaternary logic is based on radix-4 number system. In quaternary system, the positive integer set {0, 1, 2, 3} is called ordinary quaternary digit (OQD) and the set of both positive and negative integer { 
Signed digit representation is essentially required for carry free arithmetic operation. As such, binary to quaternary signed digit conversion is very much interesting and required topics. This is called 'radix conversion'. The importance of radix conversion is shown in flexogram at fig.1 .
Ordinary quaternary number can be easily expressed as two bit binary number [10] [11] [12] [13] [14] [15] . The implementation of multi- valued logic using ordinary quaternary digit has been studied by using various devices, such as I 2 L [16] , CCD [10, 17] , CMOS [11, [13] [14] 18] , ECL [12, 19] , υ MOS [20] , MESFET [21] in electronics. In these literatures many logic levels had been considered. Mingoto Jr. proposed quaternary logic circuit using traditional TTL logic family where 0 A μ , 10 A μ , 20 A μ and 30 A μ are designated as four logic level [22] . Park et al [20] designed quaternary logic circuit using υ MOS where 0.5V, 1.5V, 2.5V and 3V. Logic levels in Shanbhag et al are 0V, 2V, 4V and 6V respectively [13] . Tanable et al [23] designed redundant MVL circuit using CMOS where they use binary two states 0-0, 0-1, 1-0 and 1-1 as quaternary 0, 1, 2 and 3 states respectively. Datla et al [24] designed quaternary cell based on supplementary symmetrical logic circuit structure (SUSLOC) using FET. [27] [28] . Also some quantum quaternary logic circuits have been proposed by Khan et al [29] [30] . To represent 1-digit QSD three bit binary (2's compliment form) is required [31] [32] . Although there have many circuits to represents binary to ordinary quaternary conversion in electronics, but no circuit have not been yet proposed to convert binary to QSD number. In this paper, we have mentioned a technique of this conversion as well as proposed a simple technique of n-bit binary-signed number (2's compliment) to QSD number system. We have also designed a prototype of digital to analog converter circuit using operational Amplifier (OPAMP) to verify the technique.
II. TECHNIQUE OF CONVERSION FROM BINARY NUMBER
TO QSD NUMBER 1-digit QSD can be represented by one 3-bit binary equivalent as follows [15] So to convert n-bit binary data to its equivalent q-digit QSD data, we have to convert this n-bit binary data into 3q-bit binary data. To achieve the target, we have to split the 3 rd , 5 th , 7 th bit…. i.e. odd bit (from the LSB to MSB) into two portions [34] . But we cannot split the MSB. If the odd bit is 1 then, it is split into 1 & 0 and if it is 0 then, it is split into 0 & 0. An example makes it clear, the splitting technique of a binary number (1101101) 2 is shown below:
So we have to split the binary data ( 1) q − times (as example, for conversion of 2-bit quaternary number, the splitting is 1 time; for converting 3-digit quaternary number the split is 2-times and so on). In each such splitting one extra bit is generated. So, the required binary bits for conversion to it's QSD equivalent (n) = (Total numbers of bits generated after divisions) -(extra bit generated due to splitting).
So, number of bits of the binary number should be 3, 5, 7, 9 etc for converting it to its equivalent QSD number. Now every 3-bit can be converted to its equivalent QSD according to the equation (2) . The following two examples as given below will help to make the things clear. 
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In the experimental setup we find the voltage for binary 'logical-1' state is 5.08 volt. Hence putting these values of resistance and experimentally measured voltage, we found the following results as shown in Table 1 . Fig. 3 
These errors are plotted for different logical binary inputs in Fig. 5(a) and 5(b) respectively. Here we see that errors become small for positive QSD numbers than negative QSD numbers.
Binary to QSD conversion by electronic circuit is not so easy, because in ordinary quaternary conversion required only 4 states, but in QSD conversion we required three extra logical states. To represent these states, voltage level selection is important and the difference between two successive states should be distinguishable with precision. Otherwise, data error may occur. The sources of error are noises present in the components used to design the circuit. The noise also depends on frequency of operation.
Noise minimization is an important factor in this regards. OPAMP operates in high voltage span -12V to +12V, but the power dissipation is high enough in respect to CMOS based MVL circuits [37] [38] . It may operate at the frequency 2.2 MHz. One the other hand our proposed circuit can be designed with ν MOS-OPAMP which has greatly enhanced the accuracy of analog computation. Namely, the output offset voltage appearing in a multi-valued logic gate does not increase with the increase in the number of input terminals and the output offset does not propagate to the next stage, thus making it very promising for implementing multi-valued logic integrated circuits [39] . In this paper, we have reported a new and easy method for conversion from binary number (2's compliment representation) to quaternary-signed digit (QSD). Some important issues as follows are discussed. The above techniques can be easily used for designing n-bit binary ( ) 
